

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/829,234	04/22/2004	Motoyasu Kitazawa	NEG-337US	7118
21254	7590 07/05/2005		EXAMINER	
MCGINN & GIBB, PLLC 8321 OLD COURTHOUSE ROAD			TRAN, ANH Q	
SUITE 200	JUNTHOUSE ROAD	ART UNIT	PAPER NUMBER	
VIENNA, VA	A 22182-3817		2819	
			DATE MAILED: 07/05/200	5

Please find below and/or attached an Office communication concerning this application or proceeding.

کم	

PTOL-326 (Rev. 1-04)	Office Acti	on Summary	Part of Paper No./Mail	Date 20050627		
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing F 3) Information Disclosure Statement(s) (PTO Paper No(s)/Mail Date 4/22/04 & 9/2/04. U.S. Patent and Trademark Office	Review (PTO-948) 0-1449 or PTO/SB/08)	Paper	riew Summary (PTO-413) r No(s)/Mail Date e of Informal Patent Application (P	TO-152)		
Attachment(s)	•					
Oce the attached detailed Offi	ce action for a list 0	i ine cerimeu copies	not received.			
application from the In * See the attached detailed Offi			not received			
3. Copies of the certified copies of the priority documents have been received in this National Stage						
2. Certified copies of the			:			
1. ☐ Certified copies of the		have been received	•			
a)⊠ All b)□ Some * c)□ No		monty under 35 U.S	.C. 9 119(a)-(d) of (1).			
12)⊠ Acknowledgment is made of	a claim for foreign	niority under 25 U.S.	C & 110(a) (d) a= (5)			
Priority under 35 U.S.C. § 119						
11) The oath or declaration is obj				• •		
Replacement drawing sheet(s)	•		•	CFR 1:121(d).		
10) The drawing(s) filed on 22 Ag Applicant may not request that	•	•	• •	•		
9) The specification is objected	-		phicatod to but he Fu			
Application Papers	– .					
,,						
8)☐ Claim(s) <u>3,5-21,23-28 and 5</u>			t.			
6)⊠ Claim(s) <u>1,2,4,22 and 29</u> is/a 7)⊠ Claim(s) <u>3,5-21,23-28 and 3</u>	<u>-</u>	l to				
5) Claim(s) is/are allowe		•	· :			
4a) Of the above claim(s)		n from consideration	·			
4)⊠ Claim(s) <u>1-33</u> is/are pending						
Disposition of Claims						
ciosed in accordance with th	e practice under Ex	r parτe Quayle, 1935	C.D. 11, 453 O.G. 213.			
l ·	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
2a)☐ This action is FINAL .	• • •	action is non-final.				
1) Responsive to communication						
Status			•			
 Extensions of time may be available under the after SIX (6) MONTHS from the mailing date of the period for reply specified above is less that if NO period for reply is specified above, the mean of Failure to reply within the set or extended period Any reply received by the Office later than thre earned patent term adjustment. See 37 CFR 1 	this communication. an thirly (30) days, a reply waximum statutory period will do for reply will, by statute, on months after the mailing of	within the statutory minimum I apply and will expire SIX (6) cause the application to become	of thirty (30) days will be considered tim) MONTHS from the mailing date of this me ABANDONED (35 U.S.C. § 133).	ely. communication.		
A SHORTENED STATUTORY PE THE MAILING DATE OF THIS CO	MMUNICATION.					
Period for Reply		IC CET TO EVOIDE	A MONTH (C) EDOM			
The MAILING DATE of this of	communication appe		1	nddress		
		Anh Q. Tran	Art Unit 2819			
Office Action Summ	narv	10/829,234 Examiner	KITAZAWA ET A	∖ L.		
		Application No.	Applicant(s)			

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1-2, 4, 22, 29 are rejected under 35 U.S.C. 102(e) as being anticipated by Bucossi et al (6,731,134).

Bucossi shows:

1. A semiconductor device comprising a tristate buffer circuit (30', Fig. 5) including, on an output stage (POUT, NOUT1, NOUT2), at least a first transistor for pull-up driving (POUT) and a second transistor for pull-down driving (NOUT2), in which, when a control signal (EN2) is of a value indicating an enable state, an output is set to a high level or a low level, depending on a data signal (A2), and in which, when the control signal is of a value indicating a disable state, the first and second transistors are both turned off to set the output in a high impedance state, said semiconductor device further comprising

A control circuit (PB1-PB3, NB4-NB6) performing control for speeding up the transition from an on-state to an off-state of said first transistor when said control signal

is switched from said enable state to said disable state (col. 4, lines 58-59 and col. 5, lines 12-14).

Page 3

- 2. The semiconductor device as defined in claim 1, wherein said control circuit includes a circuit (61) which, when said control signal is of a value indicating the enable state, and a signal determining the on/off of said first transistor is of a level indicating the on-state of said first transistor, performs control to shorten the time until said signal determining the on/off of said first transistor at the time of switching of said first transistor at the time of switching of said control signal from said enable state to said disable state (the time of switching based on predetermined delayed circuit 61 & 63).
- 4. The semiconductor device as defined in claim 1, wherein said control circuit includes a circuit (61) for rendering a path across the control terminal of said first transistor and the power supply (VDDQ) electrically conductive responsive to said control signal to set the control terminal of said first transistor to a voltage which turns off said first transistor.
- 22. further comprising a twelfth transistor (NOUT1) between a pad composing an output of said tristate buffer circuit and an output of said second transistor, and having a control terminal supplied with the power supply potential.
- The semiconductor device as defined in claim 1, further comprising an I/0 buffer circuit including:

a pad connected to an output of said tristate buffer circuit; and an input buffer (inherent limitation, since tristate buffer is part of I/O circuit, col. 1, line 19) connected to said pad;

Application/Control Number: 10/829,234

Art Unit: 2819

wherein said tristate buffer circuit, said pad and said input buffer compose an I/0 buffer circuit which is set to an output mode of outputting a level corresponding to said data signal from said tristate buffer circuit to said pad when said control signal is of a value indicating the enable state; and

wherein said I/O buffer circuit is set to an input mode of receiving a signal applied to said pad by said input buffer when said control signal is of a value indicating the disable state (inherent limitation for controlling I/O circuit with tristate buffer discussed in the Background of Invention).

· Allowable Subject Matter

3. Claims 3, 5-21, 23-28, 30-33 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anh Q. Tran whose telephone number is 571-272-1813. The examiner can normally be reached on M-TH (7:00-5:30) Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Tokar can be reached on 571-272-1812. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/829,234

Art Unit: 2819

Page 5

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

ANH Q.TRAN
PRIMARY EXAMINER

6/27/05